Parallel CRC in a State Machine
The following VHDL example shows a 16-bit CRC generation from user data bytes in a simple state machine. The CRC specific definitions are in the package "crc_definitions", which is included by the "work" library.
Hardware
Signal Isolation and Fieldbus Systems
LowCurrent Measurement / Radiation Sensors
Mixed Signal Design
Isolated Power and High Voltage Generation
Software
Embedded Software in C and Assembler
CPLD & FPGA Design in VHDL and Verilog
PSOC Configuration and Linux Bootsoftware
Simulation and Test
Service and Consulting
Development - CAD - Prototyping
Documentation
Testplanning and Tests
Training and Freelance Work